

# FSC-BT936E

DATASHEET V1.1

**Copyright © 2013-2024 Shenzhen Feasycom Co., Ltd. All Rights Reserved.**

Shenzhen Feasycom Co., Ltd reserves the right to make corrections, modifications, and other changes to its products, documentation, and services at any time. Customers are advised to obtain the latest relevant information before placing orders. In order to minimize product risks, customers should implement sufficient design and operational safeguards. Reproduction, transfer, distribution, or storage of any part or all of the contents in this document, in any form, without written permission from Shenzhen Feasycom Co., Ltd, is strictly prohibited.

## Revision History

Version	Date	Notes	Author
V1.0	2024-03-27	Initial Version	guangxian Ma
V1.1	2024-05-07	Update Block Diagram, Modify the error description	guangxian Ma

## Contact Us

**Shenzhen Feasycom Co.,LTD**

Email: [sales@feasycom.com](mailto:sales@feasycom.com)

Address: Rm 508, Building A, Fenghuang Zhigu, No.50, Tiezai Road, Xixiang, Baoan District,Shenzhen,518100,China.  
Tel: 86-755-27924639

# 1 INTRODUCTION

## Overview

The FSC-BT936E supports Bluetooth BR, EDR, Bluetooth LE, indoor positioning, and BLE Mesh simultaneously. The default FSC-BT936E module is equipped with powerful and user-friendly Feasycom firmware, making it easy to use. Additionally, this module is fully encapsulated. The Feasycom firmware allows users to access Bluetooth functionality through simple ASCII commands sent to the module over the serial interface, functioning similarly to a Bluetooth modem.

With AT programming interfaces, designers can easily customize their applications to support various Bluetooth profiles such as HFP, A2DP, AVRCP, PBAP, SPP, HID, BLE, and more. The module supports Bluetooth Enhanced Data Rate (EDR) and can achieve data rates of up to 3 Mbps for distances of up to 10 meters.

In addition, BT936E is a Bluetooth 5.2 transceiver module independently developed by Feasycom. When the Bluetooth headset is not connected, the mobile phone plays music locally. When the Bluetooth headset is connected, the sound is automatically transmitted to the Bluetooth headset. Can support the connection of two Bluetooth headsets and a mobile phone.

## Features

- ◆ Fully qualified Bluetooth 5.2/4.2/3.0/2.1/2.0/1.2/1.1
- ◆ Postage stamp sized form factor
- ◆ Low power
- ◆ Class 1.5 support (high output power)
- ◆ The default UART Baud rate is 115.2Kbps and can support from 1200bps up to 921.6Kbps
- ◆ UART, I<sup>2</sup>C, PCM/I<sup>2</sup>S data connection interfaces
- ◆ Up to 3/4/6 channels of differential PWM
- ◆ Profiles including HFP, A2DP, AVRCP, PBAP, SPP, HID, BLE
- ◆ USB v2.0 Specification.

## Applications

- ◆ Portable Multimedia players
- ◆ High quality stereo headsets
- ◆ High quality mono headsets
- ◆ Hands-free car kits
- ◆ Wireless speakers
- ◆ Bluetooth-Enable Automotive Dashboards
- ◆ VOIP handsets
- ◆ Analogue and USB Multimedia Dongles
- ◆ Medical devices

## 2 General Specifications

Table 2-1: General Specifications

Categories	Features	Implementation
Bluetooth		
	Bluetooth Standard	Bluetooth V5.2
	Frequency Band	2402MHz ~ 2480MHz
	Interface	UART/I <sup>2</sup> S/I <sup>2</sup> C/USB
	Transmit Power	+9dBm (Max.)
	Receiver	-94 dBm (typical) $\pi/4$ DQPSK sensitivity
Size		13mm(W) X 26.9mm(L) X 2.2mm(H); Pad Pitch 1mm
Operating temperature		-30°C ~+85°C
Storage temperature		-40°C ~+85°C
Supply Voltage		3.3V
Miscellaneous	Lead Free	Lead-free and RoHS compliant
	Warranty	One Year
Humidity		10% ~ 90% non-condensing
MSL grade:		MSL 3
ESD grade:		Human Body Model: Pass $\pm 2000$ V,
		Charge device model: Pass $\pm 500$ V,

## 3 HARDWARE SPECIFICATION

### 3.1 Block Diagram and PIN Diagram




Figure 3-1-1: FSC-BT936E Block Diagram




Figure 3-1-2: FSC-BT936E PIN Diagram (Top View)

## 3.2 PIN Definition Descriptions

Table 3-2: Pin definitions

Pin	Pin Name	Type	Pin Descriptions	Notes
1	GND	Vss	Power Ground	
2	NC			
3	NC			
4	PCM/I <sup>2</sup> S_CLK	I/O	Programmable I/O Alternative function: PCM/I <sup>2</sup> S_CLK	
5	PCM/I <sup>2</sup> S_IN	I/O	Programmable I/O Alternative function: PCM/I <sup>2</sup> S_DIN	
6	PCM/I <sup>2</sup> S_OUT	I/O	Programmable I/O Alternative function: PCM/I <sup>2</sup> S_DOUT	
7	PCM/I <sup>2</sup> S_SYNC	I/O	Programmable I/O Alternative function: PCM/I <sup>2</sup> S_SYNC	
8	RESET	I/O	Automatically defaults to RESET# mode when the device is unpowered, or in off modes. Reconfigurable as a PIO after boot.	
9	PCM/I <sup>2</sup> S_MCLK_OUT	I/O	Programmable I/O Alternative function: MCLK_OUT	
10	SWS	I/O	Programmable I/O Alternative function: DEBUG Interface	
11	NC			
12	NC			
13	BT_TX	I/O	Programmable I/O Alternative function: BT_TX	
14	BT_RX	I/O	Programmable I/O Alternative function: BT_RX	
15	BT_CTS	I/O	Programmable I/O Alternative function: BT_CTS	
16	BT_RTS	I/O I	Programmable I/O Alternative function: BT_RTS	
17	LED0/PB2	A,I/O	General-purpose analog/digital input or open drain LED output.	
18	LED1/PB3	A,I/O	General-purpose analog/digital input or open drain LED output.	
19	NC			
20	NC			

21	NC		
22	GND	Vss	Power Ground
23	NC		
24	NC		
25	NC		
26	PIO/PC0	I/O	Programmable I/O
27	PIO/PB4	I/O	Programmable I/O
28	PIO/PB6	I/O	Programmable I/O
29	NC		
30	NC		
31	NC		
32	GND	Vss	Power Ground
33	VBAT_IN	Vdd	Battery voltage input(3.3V)
34	NC		
35	NC		
36	NC		
37	USB_DP	I/O	USB Full Speed device D+ I/O. IEC-61000-4-2 (device level) ESD Protection
38	USB_DN	I/O	USB Full Speed device D- I/O. IEC-61000-4-2 (device level) ESD Protection
39	NC		
40	MIC_RP	A	Microphone differential 2 input, positive. Alternative function: Differential audio line input right, positive
41	MIC_RN	A	Microphone differential 2 input, negative. Alternative function: Differential audio line input right, negative
42	NC		
43	MIC_LP	A	Microphone differential 1 input, positive. Alternative function: Differential audio line input left, positive
44	MIC_LN	A	Microphone differential 1 input, negative. Alternative function: Differential audio line input left, negative
45	MIC_BIAS	Vdd	Mic bias output.
46	AUDIO_HPR_N/SPK_RN	A	Headphone/speaker differential right output, negative. Alternative function: Differential right line output, negative

47	AUDIO_HPR_P/ SPK_RP	A	Headphone/speaker differential right output, positive. Alternative function: Differential right line output, positive
48	AUDIO_HPL_N/ SPK_LN	A	Headphone/speaker differential left output, negative. Alternative function: Differential left line output, negative
49	AUDIO_HPL_P/ SPK_LP	A	Headphone/speaker differential left output, positive. Alternative function: Differential left line output, positive
50	GND	Vss	Power Ground
51	EXT_ANT	RF	Bluetooth transmit/receive (external antenna must be connected)
52	GND	Vss	Power Ground

## 4 ELECTRICAL CHARACTERISTICS

### 4.1 UART Interface

The FSC-BT936E UART interface features a standard 4-wire configuration comprising RX, TX, CTS, and RTS pins. It supports the H4 HCI interface or direct raw UART communication to applications. The default baud rate is set at 115.2k baud. To accommodate both high and low-speed baud rates, the FSC-BT936E offers multiple UART clock options.

Table 4-1: Possible UART Settings

Parameter	Possible Values
Baud rate	Standard 115200bps
Flow control	Supports Automatic Flow Control (CTS and RTS lines)
Parity	None, Odd or Even
Number of stop bits	1
Bits per channel	8

## 5 MSL & ESD

Table 5-1: MSL and ESD

Parameter	Value
MSL grade:	MSL 3
ESD grade	Electrostatic discharge
ESD – Human-body model (HBM) rating, JESD22-A114-F (Total samples from one wafer lot)	Pass ±2000 V, all pins
ESD – Charge-device model (CDM) rating, JESD22-C101-D (Total samples from one wafer lot)	Pass ±500 V, all pins



## 6 RECOMMENDED TEMPERATURE REFLOW PROFILE

Prior to reflow, it is crucial to ensure that the modules are properly packaged to prevent moisture absorption. The new packages are equipped with desiccants to absorb moisture, and a humidity indicator card is included to indicate the moisture level maintained during storage and shipment. If the card indicates the need to bake the units, please refer to the instructions specified by IPC/JEDEC J-STD-033 and follow them accordingly. It is important to adhere to these instructions to prevent any potential moisture-related issues during the reflow process.

**Note:** The shipping tray should not be exposed to temperatures exceeding 65°C. If baking is necessary at higher temperatures indicated below, it is essential to remove the modules from the shipping tray. This precaution is important to avoid any potential damage or deformation to the tray caused by excessive heat.

Any module that exceeds its floor life but has not yet been manufactured should be repackaged by using new desiccants and humidity indicator cards. For devices with a Moisture Sensitivity Level (MSL) of 3, the floor life is 168 hours in an environment with 30°C/60%RH.

Floor life refers to the maximum allowable time a moisture-sensitive device can be exposed to ambient conditions without risking moisture absorption and potential damage during soldering.

Notice (注意):

When using our modules, it is recommended to use a step steel mesh with a thickness of 0.16-0.20mm. However, the thickness can be adjusted according to the adaptability of your own product.

使用我司模块，须使用阶梯钢网，建议阶梯钢网厚度0.16-0.20mm，可根据自己产品适应性，进行相应调整。

Table 6-1: Recommended baking times and temperatures

MSL	125°C Baking Temp.			90°C/≤ 5%RH Baking Temp.			40°C/≤ 5%RH Baking Temp.		
	Saturated 30°C/85%	@	Floor Life Limit + 72 hours @ 30°C/60%	Saturated 30°C/85%	@	Floor Life Limit + 72 hours @ 30°C/60%	Saturated 30°C/85%	@	Floor Life Limit + 72 hours @ 30°C/60%
3	9 hours		7 hours	33 hours		23 hours	13 days		9 days

Feasycom surface mount modules are designed to simplify manufacturing processes, such as reflow soldering on a PCB. However, Customers are responsible for selecting the appropriate solder paste and confirming that the oven temperatures during reflow meet with the specifications provided by the solder paste manufacturer. Notably, Feasycom surface mount modules adhere to the J-STD-020D1 standards for reflow temperatures.

The soldering profile may vary depending on different parameters, requiring a specific setup for each application. The data provided here is only intended as a general guideline for solder reflow and should be used as a reference.




Figure 6-1: Typical Lead-free Re-flow

**Pre-heat zone (A)** — This zone gradually increases the temperature at a controlled rate, usually ranging from 0.5 to 2 °C/s. Its purpose is to preheat the PCB board and components to a temperature of 120-150 °C. This stage is necessary to ensure the even distribution of heat across the PCB board and to remove any remaining solvents completely, minimizing the risk of heat shock to the components.

**Equilibrium Zone 1 (B)** — In this stage, the flux undergoes softening and uniformly covers the solder particles, as well as spreading over the PCB board. This process helps prevent re-oxidation of the solder particles. Additionally, as the temperature rises and the flux liquefies, each activator and rosin component become activated. They work together to eliminate any oxide film formed on the surface of the solder particles and PCB board. **For this zone, it is recommended to maintain a temperature range of 150 to 210 °C for a duration of 60 to 120 seconds.**

**Equilibrium Zone 2 (C) (optional)** — To address the issue of upright components, it is recommended to maintain a temperature range of 210 to 217 °C for a duration of approximately 20 to 30 seconds. This will help ensure proper soldering and alignment of the components on the PCB board.

**Reflow Zone (D)** — The profile in the figure is designed for Sn/Ag3.0/Cu0.5. It can be a reference for other lead-free solder. The peak temperature should be high enough to achieve good wetting but not so high as to cause component discoloration or damage. Excessive soldering time can lead to intermetallic growth which can result in a brittle joint. The recommended peak temperature ( $T_p$ ) is 230 ~ 250 °C. The soldering time should be 30 to 90 second when the temperature is above 217 °C.

**Cooling Zone (E)** — The cooling rate should be fast, to keep the solder grains small which will give a longer-lasting joint. **Typical cooling rate should be 4 °C.**

## 7 MECHANICAL DETAILS

### 7.1 Mechanical Details

- Dimension: 13mm(W) x 26.9mm(L) x 2.2mm(H) Tolerance:  $\pm 0.2\text{mm}$
- Module size: 13mm X 26.9mm Tolerance:  $\pm 0.2\text{mm}$
- Pad size: 1.6mmX0.6mm Tolerance:  $\pm 0.2\text{mm}$
- Pad pitch: 1.0mm Tolerance:  $\pm 0.1\text{mm}$
- **(Residual plate edge error:  $< 0.5\text{mm}$ )**




Figure 7-1-1: FSC-BT936E footprint Layout Guide (Top View)

## 8 HARDWARE INTEGRATION SUGGESTIONS

### 8.1 Soldering Recommendations

FSC-BT936E is compatible with the industrial standard reflow profile for Pb-free solders. The specific reflow profile used depends on many factors such as the thermal mass of the populated PCB, heat transfer efficiency of the oven and the type of solder paste used. It is advised to refer to the datasheet of the specific solder paste for profile configurations.

Feasycom provides the following recommendations for soldering the module to ensure reliable solder joints and proper module operation. However, since the optimal profile can vary based on the specific process and layout, these recommendations should be considered as a starting point guide and further study of the case is necessary.

### 8.2 Layout Guidelines (Internal Antenna)

It is strongly recommended to follow good layout practices in order to ensure proper operation of the module. Placing copper or any metal near the antenna can negatively impact its performance by affecting the matching properties. To prevent radiation, a metal shield should not be used with the module. It is advised to use grounding vias, spaced a maximum of 3 mm apart, at the edge of grounding areas to prevent RF penetration inside the PCB and unintentional resonator formation. Additionally, GND vias should be distributed all around the PCB edges.

In the restricted area where the on-board antenna is located, the motherboard should not have any bare conductors or vias. This area is not covered by stop mask print, so no copper (planes, traces, or vias) should be present in this area to avoid mismatching with the on-board antenna.




Figure 8-2-1: Restricted Area (Design schematic, for reference only. Unit: mm)

The following recommendations are aimed at avoiding EMC problems caused by the RF part of the module. It is important to note that each design is unique, and this list does not cover all basic design rules, such as avoiding capacitive coupling between signal lines. Additionally, it is crucial to consider potential problems arising from digital

signals in the design.

To mitigate EMC issues, it is advisable to ensure that signal lines have return paths that are as short as possible. For instance, if a signal passes through a via to an inner layer, always use ground vias around it. These ground vias should be located tightly and symmetrically around the signal vias. Routing of sensitive signals should be done in the inner layers of the PCB. Sensitive traces should have a ground area both above and below the line. If this is not feasible, make sure to keep the return path short by employing alternative methods, such as placing a ground line next to the signal line.

### 8.3 Layout Guidelines (External Antenna)

The placement and PCB layout play a critical role in optimizing the performance of modules without on-board antenna designs. The trace connecting the antenna port of the module to an external antenna should have a characteristic impedance of  $50\Omega$  and should be kept as short as possible to prevent interference into the transceiver of the module. When positioning the external antenna and RF-IN port of the module, it is important to keep them away from any sources of noise and digital traces. To minimize return loss and achieve better impedance matching, a matching network may be required between the external antenna and RF-IN port.

To ensure proper RF performance, it is recommended to clearly separate the RF critical circuits of the module from any digital circuits on the system board. The RF circuits within the module are located near the antenna port. Therefore, the module should be placed in such a way that the module's digital part faces the digital section of the system PCB.




Figure 8-3-1: Placement the Module on a System Board

### 8.3.1 Antenna Connection and Grounding Plane Design




Figure 8-3-1-1: Leave 5mm Clearance Space from the Antenna

General design recommendations are:

- The length of the trace or connection line should be kept as short as possible.
- Distance between connection and ground area on the top layer should be at least as large as the dielectric thickness.
- Routing the RF close to digital sections of the system board should be avoided.
- To reduce signal reflections, sharp angles in the routing of the micro strip line should be avoided. Chamfers or fillets are preferred for rectangular routing; 45-degree routing is preferred over Manhattan style 90-degree routing.




Figure 8-3-1-2: Recommended Trace Connects Antenna and the Module

- Routing of the RF-connection underneath the module should be avoided. The distance of the micro strip line to the ground plane on the bottom side of the receiver is very small and has huge tolerances. Therefore, the impedance of this part of the trace cannot be controlled.
- Use as many vias as possible to connect the ground planes.

## 9 PRODUCT PACKAGING INFORMATION

### 9.1 Default Packing



Figure 9-1-1: Vacuum Tray

### 9.2 Packing box (Optional)




Figure 9-2-1: Packing box (Optional)

*\* If any packaging other than the package mentioned above is required, please confirm the packaging size again.*

*\* Packing: 1000pcs per carton (Minimum packing quantity).*

*\* The outer packing size provided above is for reference purposes only. For the actual dimensions of the product's packaging, please refer to the packaging of the actual goods.*

## 10 APPLICATION SCHEMATIC

