

FSC-BW3581A

Wi-Fi 6 2.4G&5G+BT 5.4 module

Datasheet V1.2



Copyright © 2013-2024 Shenzhen Feasycom Co., Ltd. All Rights Reserved.

Shenzhen Feasycom Co., Ltd reserves the right to make corrections, modifications, and other changes to its products, documentation, and services at any time. Customers are advised to obtain the latest relevant information before placing orders. In order to minimize product risks, customers should implement sufficient design and operational safeguards. Reproduction, transfer, distribution, or storage of any part or all of the contents in this document, in any form, without written permission from Shenzhen Feasycom Co., Ltd, is strictly prohibited.

Revision History

Version	Data	Notes	Writer
1.0	2023/05/16	Initial Version	Stanley Hua
1.1	2024/02/19	Content Optimization	Xiang Qiu
1.2	2024/08/23	Content Optimization and update module picture	Li
		2	
		C _A	
		Conc	

Contact Us

Shenzhen Feasycom Co.,LTD

Email: sales01@feasycom.com

Address: Rm 508, Building A, Fenghuang Zhigu, No.50, Tiezai Road, Xixiang, Baoan District, Shenzhen, 518102, China Tel: 86-755-27924639, 86-755-23062695

www.feasycom.com Page 1 of 18



1.INTRODUCTION

Overview

FSC-BW3581A is a highly integrated module with dual band Wi-Fi 6 and BT 5.4 for wireless application.

Wi-Fi 6 Features

- CMOS single-chip fully-integrated RF, Modem and MAC
- Support 2.4G/5GHz Wi-Fi 6
- Data rates up to 600Mbps with 20/40/80MHz bandwidth
- Support 5MHz/10MHz mode
- RX sensitivity -92dBm in 11b 1M mode
- Tx power up to 21dBm in 11b mode, 18dBm in HT/VHT/HE MCS0 mode
- Support STA, AP, Wi-Fi Direct modes concurrently
- Support STBC, beamforming, Wi-Fi6 TWT
- Support WEP/WPA/WPA2/WPA3-SAE Personal, MFP

BT 5.4 Features

- Supports all the mandatory and optional features of Bluetooth 2.1+EDR/3.0/4.x/5.3/5.4
- Supports advanced master and slave topologies


Other Features

- Supports SDIO3.0/USB2.0/HCI UART/PCM interface
- Integrated low power timer and watchdog

Applications

- IoT devices
- Wireless devices

Module picture



www.feasycom.com Page 2 of 18



1.1 Selection of version

Table 1-1: Selection of version

FSC-BW3581A PIN		7
(One antenna, default) PIN	IN No.2 RF_IO_ Wi-Fi /BT: 2.4GHz Wi-Fi & BT + 5GHz Wi-Fi IN No.4 NC kternal antenna(stamp hole,PIN No.2)	FEASYCOM Model:FSC-BW3581A ① www.feasycom.com
FSC-BW3581A PIN (Two antennas, default) Tw (-40°C ~+85°C)	IN No.2 2.4GHz + 5GHz Wi-Fi IN No.4 BT wo external antennas must be soldered stamp hole, PIN No.2 and PIN No.4)	FEASYCOM Model:FSC-BW3581A ② www.feasycom.com

2.GENERAL SPECIFICATIONS

Table 2-2: General Specifications

Categories	Features	Implementation
Bluetooth	7	
	Bluetooth Standard	Bluetooth V5.4
	Frequency Band	2402MHz~2480MHz
	Bluetooth class	Class 1
	Transmit power	10dBm@ enhance data rate 14dBm@ basic rate 14dBm@ low energy
	Receiver sensitivity	-92dBm @ enhance data rate -92dBm @ basic rate -92dBm @ low energy
	Support mode	Slave and Master
	Profiles	HFP, A2DP, AVRCP, SPP, PBAP, HID, DUN, FTP, GATT, ANCS
	Maximum throughput	2Mbps
	Interface	UART/PCM/USB
Wi-Fi		
	Wi-Fi standard	2.4G: IEEE802.11 b/g/n/ax 5G: IEEE802.11 a/n/ac/ax
	Frequency Band	2.400 GHz ~ 2.4835 GHz (2.4 GHz ISM Band) 5.150 GHz ~ 5.850 GHz (5.0 GHz Band)
	Frequency Tolerance	$\leq \pm 20$ ppm

www.feasycom.com Page 3 of 18



		802.11b /11Mbps : 21dBm ± 2 dB	EVM≤-9dB
		802.11g /54Mbps : 17dBm ± 2 dB	EVM≤-25dB
		802.11n /MCS0: 18dBm ± 2 dB	EVM≤-10dB
	2.4G Output Power	802.11n /MCS7: 16dBm ± 2 dB	EVM≤-28dB
		802.11n /MCS11: 13dBm ± 2 dB	EVM≤-35dB
		802.11ax /MCS0: 18dBm ± 2 dB	EVM≤-15dB
		802.11ax /MCS11: 13dBm ± 2 dB	EVM≤-35dB
		802.11a /54Mbps: 17dBm ± 2 dB	EVM≤-25dB
		802.11n /MCS0: 18dBm ± 2 dB	EVM≤-10dB
		802.11n /MCS7: 16dBm ± 2 dB	EVM≤-28dB
		802.11n /MCS11: 13dBm ± 2 dB	EVM≤-35dB
	5G Output Power	802.11ac /MCS0: 18dBm ± 2 dB	EVM≤-15dB
		802.11ac /MCS11: 13dBm ± 2 dB	EVM≤-35dB
		802.11ac / MCS0: 18dBm ± 2 dB	EVM≤-15dB
	Sz	802.11ax / MCS11: 13dBm ± 2 dB	EVM≤-35dB
	70	OUZ.IIdX/IVICSII. ISUBIII ± 2 UB	EVIVIZ-33UD
	Shenzhen		
	7	-95dBm @11b 1M	
	10.	-87dBm @11b 11M	
	```	-92dBm @11g 6M	
		-76dBm @11g 54M	
	C	92dBm @HT20 MCS0	
	2.4G Rx Sensitivity	-89dBm @HT40 MCS0	
		-91dBm @HE20 MCS0	
		-65dBm @HE20 MCS11	
		' / )	
		-88dBm @HE40 MC\$0	
		-62dBm @HE40 MCS11	
		2/.	
		-92dBm @6M bps OFDM	
		-75dBm @54M bps OFDM	
		-92dBm @HT20 MCS0	
		-89dBm @HT40 MCS0	
		-90dBm @HE20 MCS0	
	5G Rx Sensitivity	-63dBm @HE20 MCS11	
		-87dBm @HE40 MCS0	
		-60dBm @HE40 MCS11	
		-83dBm @HE80 MCS0	
		-57dBm @HE80 MCS11	
		57dbiii @11E00 MC311	
Security		WEP/WPA/WPA2/WPA3-SAE	
Interface		SDIO	
Size		12mm(L) x 12mm(W) x 2.2mm(H)	

www.feasycom.com Page 4 of 18

#### FSC-BW3581A Datasheet



Hardware Interface		UART, GPIO, PCM,USB
Antenna		External Dual-band antenna, supporting 2.4GHz and 5.8GHz frequencies
Operating temperature		-40°C ~ +85°C
Storage temperature		-40°C ~ +85°C
Operating voltage (VBAT)		3.0~3.6V (Peak Current:1.5A)
VIO		1.8V or 3.3V
Miscellaneous	Lead Free	Lead-free and RoHS compliant
Miscenaricous	Warranty	One Year
Humidity		10% ~ 90% non-condensing
MSL grade		MSL 3
ESD grade	Sh	Human Body Model: Pass ±3000 V, all pins Charge device model: Pass ±800 V, all pins
	Shenzhon	Paskon Co.

www.feasycom.com Page 5 of 18



## 3. HARDWARE SPECIFICATIONS

# 3.1 Block Diagram




Figure 3-1: FSC-BW3581A Block Diagram

www.feasycom.com Page 6 of 18



# 3.2 Pin Diagram




Figure3-2:FSC-BW3581A Pin Diagram(Top View)

# 3.3 Pin Definition Descriptions

Table 3-3: Pin definitions

Pin	Pin Name	Туре	Pin Descriptions	Notes
1	GND		Ground connections	
2	ANT0	RF	Wi-Fi and BT antenna(optional)	
3	GND		Ground connections	
4	ANT1	PF	BT antenna(optional)	
5	GND		Ground connections	
6	HOST_WAKE_BT	I	HOST wake-up Bluetooth device	
7	BT _WAKE_HOST	0	Bluetooth device to wake-up HOST	

www.feasycom.com Page 7 of 18

## FSC-BW3581A Datasheet



8	NC		
		PWR	2.2W Sumply Voltage
9	VBAT	PWK	3.3V Supply Voltage
10	NC NC		
11	NC		
12	CHIP_EN	I	Enable /unable BT and WIFI
13	WL_WAKE _HOST	0	WLAN to wake-up HOST
14	SDIO_D2	I/O	SDIO Data Line2
15	SDIO_D3	I/O	SDIO Data Line3
16	SDIO_CMD	I/O	SDIO Command Input
17	SDIO_CLK	I	SDIO Clock Input
18	SDIO_D0	I/O	SDIO Data Line0
19	SDIO_D1	I/O	SDIO Data Line1
20	GND		Ground connections
21	NC		
22	VDDIO	PWR	1.8V or 3.3V Supply Voltage
23	NC V		
24	NC O		
25	NC NC PCM OUT	0	PCM output signal
26	PCM CLK	I/O	PCM clock signal
27	PCM IN	ı	PCM input signal
28	PCM SYNC	I/O	PCM synchronization signal
29	NC		· 25.
30	NC		1 _C
31	GND		Ground connections
32	NC		
33	GND		Ground connections
34	NC		
35	NC		
36	GND		Ground connections
37	USB_DP	I/O	USB Data D+
38	USB_DM	I/O	USB Data D-
39	UARTO_Debug_TX	1/0	Debug serial port Tx
	22_20~0_1/	., •	Hang in the air when not in use, no need to connect
40	UARTO_Debug_RX	I/O	Debug serial port Rx Hang in the air when not in use, no need to connect
41	UART1_RTS	0	High speed UART RTS
42	UART1_TX	0	High speed UART Data Out
43	UART1_RX	I	High speed UART Data In
44	UART1_CTS	Ī	High speed UART CTS

www.feasycom.com Page 8 of 18



# **4 ELECTRICAL CHARACTERISTICS**

## **4.1 DC Characteristics**

Table 4-1: Power Supply Characteristics

Parameter	Min	Туре	Max	Unit
Operating Temperature	-40	25	85	°C
VDD_3V3	3.0	3.3	3.6	V
VDD_IO	1.62	1.8 or 3.3	3.6	V

# 4.2 Power Supply DC Characteristics

Table 4-2: Power Consumption

Symbol	Parameter	Туре	Unit
Power Consumption	WiFi unssociated	48	mA
	2.4G WiFi TRX Throughput(BT Disable)	310	mA
	5G WiFi TRX Throughput(BT Disable)	360	mA
	2.4G WiFi TRX Throughput(Bluetooth playback of music)	318	mA
	5G WiFi TRX Throughput(Bluetooth playback of music)	390	mA
	2.4G Tx@MCS7/18dbm	138	mA
	2.4G Rx@11b 1M	46	mA
	5G Tx@MCS7/18dbm	154	mA
	5G Rx@11a 6M	58	mA
	BT Tx(13dbm,1M)	60	mA
	BT Rx	57	mA

www.feasycom.com Page 9 of 18



## **5 PHYSICAL INTERFACE**

## 5.1 System Power on Sequence




Figure 5-1: System Power on Sequence

t1: VIO's power on time >= VDD_3V3's

t2: CHIP_EN's high time >= VIO's +200us

t3: chip all power on ready time >= CHIP_EN high time + 8ms

t4:CHIP_EN pull low to chip all power off time >=6ms

#### 5.2 UART Interface

The four signal pins facilitate the UART function. When connecting the FSC-BW3581A to another digital device, UART_RX and UART_TX enable data transmission between the two devices. The other two pins, UART_CTS and UART_RTS, support RS232 hardware flow control. Both pins operate on a low-level effective basis, allowing transmission when the signal is low and halting transmission when the signal is high.

When connecting the module to a host, please make sure to follow.




Figure 5-2: UART Connection

www.feasycom.com Page 10 of 18



#### 6 MSL&ESD

Table 6-1: MSL and ESD

Parameter	Value
MSL grade	MSL 3
ESD grade	Electrostatic discharge
ESD – Human Body Model (HBM) Rating JESD22-A114-B	Pass ±3000 V, all pins
ESD – Charged Device Model (CDM) Rating JESD22-C101-D	Pass ±800 V, all pins

# 7. RECOMMENDED TEMPERATURE REFLOW PROFILE

Prior to reflow, it is crucial to ensure that the modules are properly packaged to prevent moisture absorption. The new packages are equipped with desiccants to absorb moisture, and a humidity indicator card is included to indicate the moisture level maintained during storage and shipment. If the card indicates the need to bake the units, please refer to the instructions specified by IPC/JEDEC J-STD-033 and follow them accordingly. It is important to adhere to these instructions to prevent any potential moisture-related issues during the reflow process.

**Note:** The shipping tray should not be exposed to temperatures exceeding 65°C. If baking is necessary at higher temperatures indicated below, it is essential to remove the modules from the shipping tray. This precaution is important to avoid any potential damage or deformation to the tray caused by excessive heat.

Any module that exceeds its floor life but has not yet been manufactured should be repackaged by using new desiccants and humidity indicator cards. For devices with a Moisture Sensitivity Level (MSL) of 3, the floor life is 168 hours in an environment with 30°C/60%RH.

Floor life refers to the maximum allowable time a moisture-sensitive device can be exposed to ambient conditions without risking moisture absorption and potential damage during soldering.

Notice (注意):

The Feasycom's module must be used with a Step-Stencil. It is suggested to use a stencil thickness of approximately 0.16-0.2mm, which can be modified according to the product.

使用我司模块,须使用阶梯钢网,建议阶梯钢网厚度0.16-0.20mm,可根据自己产品适应性,进行相应调整.

Table 7-1: Recommended baking times and temperatures

	125°C Ba	125°C Baking Temp.		90°C/≤ 5%RH Baking Temp.		40°C/ ≤ 5%RH Baking Temp.	
MSL	Saturated @ 30°C/85%	Floor Life Limit + 72 hours @ 30°C/60%	Saturated @ 30°C/85%	Floor Life Limit + 72 hours @ 30°C/60%	Saturated @ 30°C/85%	Floor Life Limit + 72 hours @ 30°C/60%	
3	9 hours	7 hours	33 hours	23 hours	13 days	9 days	

www.feasycom.com Page 11 of 18



Feasycom surface mount modules are designed to facilitate easy manufacturing, including reflow soldering onto a PCB. However, it is the customer's responsibility to select the suitable solder paste and ensure that the oven temperatures during reflow meet the requirements specified by the solder paste manufacturer. Feasycom surface mount modules comply with the J-STD-020D1 standards for reflow temperatures.

The soldering profile may vary depending on different parameters, requiring a specific setup for each application. The data provided here is only intended as a general guideline for solder reflow and should be used as a reference.




Figure 7-1: Typical Lead-free Re-flow

**Pre-heat zone (A)** — This zone gradually increases the temperature at a controlled rate, usually **ranging from 0.5 to 2 °C/s**. Its purpose is to preheat the PCB board and components to a temperature of 120-150 °C. This stage is necessary to ensure the even distribution of heat across the PCB board and to remove any remaining solvents completely, minimizing the risk of heat shock to the components.

**Equilibrium Zone 1 (B)** — In this stage, the flux undergoes softening and uniformly covers the solder particles, as well as spreading over the PCB board. This process helps prevent re-oxidation of the solder particles. Additionally, as the temperature rises and the flux liquefies, each activator and rosin component become activated. They work together to eliminate any oxide film formed on the surface of the solder particles and PCB board. **For this zone, it is recommended to maintain a temperature range of 150 to 210 °C for a duration of 60 to 120 seconds.** 

**Equilibrium Zone 2 (C) (optional)** — To address the issue of upright components, it is recommended to maintain a temperature range of 210 to 217 °C for a duration of approximately 20 to 30 seconds. This will help ensure proper soldering and alignment of the components on the PCB board.

**Reflow Zone (D)** — The profile in the figure is designed for Sn/Ag3.0/Cu0.5. It can be a reference for other lead-free solder. The peak temperature should be high enough to achieve good wetting but not so high as to cause component discoloration or damage. Excessive soldering time can lead to intermetallic growth which can result in a brittle joint. The recommended peak temperature (Tp) is  $230 \sim 250 \circ C$ . The soldering time should be 30 to 90 second when the temperature is above  $217 \circ C$ .

**Cooling Zone (E)** — The cooling ate should be fast, to keep the solder grains small which will give a longer-lasting joint. **Typical cooling rate should be 4** °C.

www.feasycom.com Page 12 of 18



## 8. MECHANICAL DETAILS

## 8.1 Mechanical Details

Dimension: 12mm(W) x 12mm(L) x 2.2mm(H) Tolerance: ±0.2mm

Module size: 12.00mm X 12.00mm Tolerance: ±0.2mm
 Pad size: 1.7mm X 0.5mm Tolerance: ±0.1mm

Pad pitch: 0.9mm Tolerance: ±0.1mm
 (Residual plate edge error: < 0.5mm)</li>

(分板后边角残留板边误差:不大于 0.5mm) (Residual plate edge error after panel separation:< 0.5mm)




Figure 8-1: FSC-BW3581 footprint Layout Guide (Top View)

www.feasycom.com Page 13 of 18



#### 9. LAYOUT GUIDDELINE

## 9.1 SDIO Lines Layout Guideline

The following SDIO line routing must obey the following rule to prevent overshoot/undershoot, as these lines drive 8mA.

SDIO_DATA_CMD_WL SDIO_DATA_CLK_WL SDIO_DATA_0_WL ~ SDIO_DATA_3_WL

The route length of these signals be less than 15 cm and the line impedance be less than  $50\Omega$ 

## 9.2 HCI Lines Layout Guideline

The following HCI line routing must obey the following rule to prevent overshoot/undershoot, as these lines drive  $4 \sim 8 \text{mA}$ 

UART1_RX

UART1_TX

UART1_CTS

UART1_RTS

The route length of these signals be less than 15 cm and the line impedance be less than  $50\Omega$ 

# 9.3 Power Trace Lines Layout Guideline

VDD_3V3 Trace Width: 40mil VDD_IO Trace Width: 20mil

## 9.4 Ground Lines Layout Guideline

A Complete Ground in Ground Layer.

Add Ground Through Holes to FSC-BW3581A Module Ground Pads

Decoupling Capacitors close to FSC-BW3581A Module Power and Ground Pads

## 9.5 Layout Guidelines (External Antenna)

The placement and PCB layout play a critical role in optimizing the performance of modules without on-board antenna designs. The trace connecting the antenna port of the module to an external antenna should have a characteristic impedance of  $50\Omega$  and should be kept as short as possible to prevent interference into the transceiver of the module. When positioning the external antenna and RF-IN port of the module, it is important to keep them away from any sources of noise and digital traces. To minimize return loss and achieve better impedance matching,

www.feasycom.com Page 14 of 18



a matching network may be required between the external antenna and RF-IN port.

To ensure proper RF performance, it is recommended to clearly separate the RF critical circuits of the module from any digital circuits on the system board. The RF circuits within the module are located near the antenna port. Therefore, the module should be placed in such a way that the module's digital part faces the digital section of the system PCB.




Figure 9-5: Placement the Module on a System Board

# 9.6 Antenna Connection and Grounding Plane Design




Figure 9-6-1: Leave 5mm Clearance Space from the Antenna

#### General design recommendations are:

• The length of the trace or connection line should be kept as short as possible.

www.feasycom.com Page 15 of 18



- Distance between connection and ground area on the top layer should be at least as large as the dielectric thickness.
- Routing the RF close to digital sections of the system board should be avoided.
- To reduce signal reflections, sharp angles in the routing of the micro strip line should be avoided.
   Chamfers or fillets are preferred for rectangular routing; 45-degree routing is preferred over Manhattan style 90-degree routing.




Figure 9-6-2: Recommended Trace Connects Antenna and the Module

- Routing of the RF-connection underneath the module should be avoided. The distance of the micro strip
  line to the ground plane on the bottom side of the receiver is very small and has huge tolerances.
   Therefore, the impedance of this part of the trace cannot be controlled.
- Use as many vias as possible to connect the ground planes.

## 10. PRODUCT PACKAGING INFORMATION

## 10.1 Default Packing

a, Tray vacuum

b, Tray Dimension: 150mm * 150mm

www.feasycom.com Page 16 of 18





Figure 10-1: Tray vacuum


www.feasycom.com Page 17 of 18



## 11.APPLICATION SCHEMATIC

# AVDD33 peak current 1.5A

The frequency band of the antenna must support 2.4GHZ



www.feasycom.com Page 18 of 18